World's Largest FPGA/CPLD Portal
Poll
What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278
8255 Programmable I/O Controller
IP Vendor:
eInfochips Ltd.
IP Target Vendor:
Xilinx
IP Type:
Design
IP Category:
Embedded Processing IP Supported FPGA Device:
Virtex-II
IP Description:
"The eInfochips e8255 core is a general-purpose programmable I/O device. It has 24 I/O pins programmable in two groups of 12 using three major modes. These modes allow the e8255 to be programmed in various ways to combine these pins as input, output or bidirectional ports.
Device Family Support
Virtex-II
Spartan
Key Features
Three 8-bit parallel ports
24 programmable IO lines
8-bit bidi data bus"
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |