Planet FPGA
Take A Poll
FPGA newsgroup
32-Bit PCI Bus Master/Target Interface
"Features
Fully compliant with peripheral component interconnect (PCI) special interest group (SIG) PCI Local Bus Specification, Revision 2.2
Supports zero-wait state burst data transfer
Provides bus initiator and target capability
33-MHz operating frequency
Description
The 32-bit PCI master/target interface megafunction is a flexible interface between a bus master device, such as a direct-memory access (DMA) controller or video coprocessor, and the PCI bus. The megafunction supports high bandwidth data transfer up to 133 Mbytes per second. All PCI configuration registers are included in the megafunction, and configuration requests are processed locally by the megafunction.
This megafunction also includes PCI target capability, which is useful for transferring data as a target and for setting up the control register of a bus mastering device.
The megafunction is available in Altera Hardware Description Language (AHDL), Verilog HDL, VHDL, and netlist format."
FPGA Webcasts
Upcoming FPGA Events
- IET & GSA International Semiconductor Forum London, U.K.(Event or Conference)(3 days)
- High-Speed Interconnects - San Jose,Ca(Event or Conference)(3 days)
- 11th Embedded Systems Expo (ESEC) - Tokyo, Japan(Event or Conference)(3 days)
- 7 Habits of Successful FPGA Design Workshop - San Jose, CA(Event or Conference)(10 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
