Home
World's Largest FPGA/CPLD Portal


Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 3278

16750 UART w/FIFOs and sync CPU Interface

IP Vendor: 
CAST, Inc.
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Communication and Networking
IP Supported FPGA Device: 
Spartan-3
Spartan-3E
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-II Pro
IP Description: 

"The H16750S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16750 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices. The H16750S can be run in either 16450-compatible character mode or FIFO mode, where an internal FIFO relieves the CPU of excessive software overhead.

Device Family Support

Virtex-4 FX

Virtex-4 LX

Virtex-4 SX

Virtex-II Pro

Spartan-3E

Spartan-3

Key Features

Capable of running all existing 16450 and 16550a software.

In FIFO mode, transmitter and receiver are each buffered with up to 256 byte FIFOs to reduce the number of interrupts presented to the CPU.

Available with FIFO sizes of 8, 16, 32, 64, 128 or 256 bytes.

Adds or strips standard asynchronous communication bits (start, stop and parity) to or from the serial data.

Programmable baud generator.

Programmable baud generator.

Modem control functions.

Programmable Auto-CTSn and Auto-RTSn."

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook