Planet FPGA
Take A Poll
FPGA newsgroup
16750 UART w/FIFOs and sync CPU Interface
"The H16750S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16750 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices. The H16750S can be run in either 16450-compatible character mode or FIFO mode, where an internal FIFO relieves the CPU of excessive software overhead.
Device Family Support
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-II Pro
Spartan-3E
Spartan-3
Key Features
Capable of running all existing 16450 and 16550a software.
In FIFO mode, transmitter and receiver are each buffered with up to 256 byte FIFOs to reduce the number of interrupts presented to the CPU.
Available with FIFO sizes of 8, 16, 32, 64, 128 or 256 bytes.
Adds or strips standard asynchronous communication bits (start, stop and parity) to or from the serial data.
Programmable baud generator.
Programmable baud generator.
Modem control functions.
Programmable Auto-CTSn and Auto-RTSn."
FPGA Webcasts
Upcoming FPGA Events
- IET & GSA International Semiconductor Forum London, U.K.(Event or Conference)(Now)
- 11th Embedded Systems Expo (ESEC) - Tokyo, Japan(Event or Conference)(Now)
- 7 Habits of Successful FPGA Design Workshop - San Jose, CA(Event or Conference)(6 days)
- EDA Tech Forum - Ottawa, ON(Event or Conference)(7 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
