Poll

What is your preferred platform for FPGA Design Flow ?
Windows
55%
Linux
36%
Solaris
1%
Mixed
2%
Other
1%
No preference
4%
Total votes: 4797

1394a Link Layer Controller

IP Vendor: 
CAST, Inc.
IP Target Vendor: 
Xilinx
IP Type: 
Design
IP Category: 
Audio, Video and Image Processing
IP Supported FPGA Device: 
Spartan-3
Spartan-3E
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-II Pro
IP Description: 

"The C1394A is a synthesizable HDL core of a high speed IEEE-1394a Link Layer controller. The IEEE1394 standard is also well known as FireWireâ„¢. The core is based on the industry standard Texas Instruments TSB12LV32 and has similar registers set. From the host site the core is accessible through AMBAâ„¢ APB 32-bit bus. The C1394A is a microcode-free design developed for reuse in ASIC and FPGA implementations. Design is fully synchronous, without internal three-state buses.

Device Family Support
# Virtex-4 FX
# Virtex-4 LX
# Virtex-4 SX
# Virtex-II Pro
# Spartan-3E
# Spartan-3

Key Features
# Fully consistent with IEEE 1394-1995 and IEEE 1394a standards.
# AMBA APB Slave microprocessor interface, 32 bit wide.
# Fast 16 bit Data Mover interface for data from/to external source.
# Standard interface to physical layer.
# Bus manager, isochronous resource manager and cycle master capable.
# Supports 400, 200 and 100 Mbps.
# Two FIFOs configurable in size, one for receive (GRF) and one for transmit (ATF)."

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook