World's 1st FPGA Portal

"Features
Support for controller area network (CAN) protocol version 2.0 parts A and B
Bit rates up to 1 megabit per second (Mbps)
Disable feature for automatic retransmission mode for time-triggered CAN applications
32 message objects
Each message object has its own identifier mask
Programmable first-in first-out (FIFO) mode
Maskable interrupt
Programmable loop-back mode for self-test operation
16-bit generic interface

Description
The Altera EDIF Input File (.edf) netlist of the Bosch C_CAN intellectual property (IP) module can be implemented on the Altera® Stratix™, Cyclone™, and APEX™ 20KE FPGA families.

The C_CAN megafunction performs communication according to the CAN protocol version 2.0 parts A and B. The bit rate can be programmed to values up to 1 Mbps, depending on the technology used. For the connection to the physical layer, additional transceiver hardware is required.

For communication on a CAN network, individual message objects are configured. The message objects and identifier masks are stored in the message RAM.

All functions concerning the handling of messages are implemented in the message handler. Those functions are the acceptance filtering, the transfer of messages between the CAN core and the Message RAM, and the handling of transmission requests as well as the generation of the module interrupt.

The register set of the C_CAN megafunction can be accessed directly by an external CPU via the module interface. These registers are used to control/configure the CAN core and the message handler and to access the message RAM.

The C_CAN module can be connected to a wide range of customer-specific interfaces via its 16-bit generic interface delivered with the C_CAN FPGA netlist."