World's Largest FPGA/CPLD Portal
VHDL PROGRAM BASED ON DISTILLATION COLUMN
I need help in declaring the variables globally as my program contains lot of loops, everytime when the variable enters the loop ,it displays the variable is undeclared.I have delared the variables once on the top of the program in a package.Please if anyone knows the answer do help.
Thank you
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |