VHDL PROGRAM BASED ON DISTILLATION COLUMN

I need help in declaring the variables globally as my program contains lot of loops, everytime when the variable enters the loop ,it displays the variable is undeclared.I have delared the variables once on the top of the program in a package.Please if anyone knows the answer do help.
Thank you

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook