signal is better

June 30, 2007 - 12:57am — karthikvjit

Variable is local to a process block u cannot use it as global the only solution is that u can use signal where evr u want ur variable to be global.It would be good that u declare ur signal which is used by multiple entities in a package and include it in the program which u r using.Still if u have a problem u can post ur code in which u have problem.Hope u get my answer.Bye........

General discussion

Upcoming FPGA Events

FPGAworld 2010 - Copenhagen(Event or Conferences)(38 days)
FPGAworld'2010 - Munich(Event or Conferences)(42 days)
ESC - Embedded System Conference - Boston, MA(Event or Conferences)(52 days)
ReConFig'10 - 2010 International Conference on ReConFigurable Computing and FPGAs - Cancun, Mexico(Event or Conferences)(129 days)

FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal

World's 1st FPGA/CPLD Portal

Platinum Sponsor

FPGA Poll & Survey

What is your preferred platform for FPGA Design Flow ?

Planet FPGA - All FPGA blogs at one place

Tutorial

signal is better

Upcoming FPGA Events