World's Largest FPGA/CPLD Portal
post translation simulation problem
Hello everybody
I've simulated my vhdl code...(Behavorial,post-synth...etc) all simulations r working fine even post-route simulation is working but only post translation simulation is having some problem....code is not behaving exactly as it should...
plz help me...
Tags:
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |