Modelsim: Suppressing Warnings for a particular region of code only

Is it possible to turn off warnings of the StdArith and NumericStd flavor only for a particular piece of VHDL? Versus turning it off globally with:

set NumericStdNoWarnings 1
set StdArithNoWarnings 1

Xilinx provides some code via CoreGen that relies on suppressing the warnings altogether to circumvent arithmetic warnings being thrown throughout the lifetime of the simulation (not just at t=0) of their code. That is fine for their example, but when used in conjunction with your own code you may not want to have warnings turned off globally.


Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook