JTAG Xilinx protocol


Is possible to have documentation on the JTAG to program Xilinx CPLD?

we develop a programmer at runtime from a MPU.
but it seems that Xilinx uses a proprietary protocol not open

thanks in advance

Best Regards
Maurizio Spoto.

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook