World's Largest FPGA/CPLD Portal
Image processing and Verilog
Halo,
HI Friends,
Its always pleasure, that the friends from this community is help me technoically?
Could any body explain how to design an image averaging (low pass filter) filter in verilog.
How to move the kernal(filter 3*3) over the input image of 255*255.DO give suggestions.
If anybody have the sample for image averaging filter...do help me.
Thanks in advanvce
S Merlin Gilbert Raj
Tags:
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |