World's Largest FPGA/CPLD Portal
Faster FPGA arithmetic
Hello,
I've written an article on a binary representation that allow faster arithmetic on FPGA. My article provide some benchmark on Xilinx and Altera platform. I may provide source code under GPL in the future.
http://louif.nfshost.com/rbin/
LP
Tags:
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |
Comments
January 25, 2009 - 10:30am
I've added sources at the
I've added sources at the bottom of the page.