Planet FPGA - All FPGA blogs at one place
- Based on FPGA MPEG-4 codec encoder-decoder - 51RD Chinese electronic net
- With realizes - en.51rd.net based on the FPGA higher order entire digit phase-locked loop’s design
- Based on CPLD LED lattice display control switch
- VLSI Interview Questions
- Based on FPGA simple may the storage oscilloscope design
Featured Articles
Unique Solutions for a Demanding Market Space
July 22, 2008 - 12:18pm — ikhozamConsumer Handheld Challenges
Traditionally, FPGAs have avoided the consumer handheld market during to its stringent requirements for low power, low cost, and small space. As consumer electronics become more sophisticated, new technology breakthroughs in manufacturing, packaging, and display solutions emerge. Market dynamics remain affected by the same factors: price, power and space.
Take A Poll
FPGA newsgroup
CPLD output
I am developing a digital card with XC9572 CPLD. 48MHz clock from an oscillator is provided. I have implemented a simple VHDL code to divide the main clock to a lower frequency. When I observe the output on one of the I/O pins, I see kind of a noise which is in the form of "waves". The signal changes in a wavy manner with highs and lows. I tried many methods to overcome this noise but in vain. So please give me your suggestions.
FPGA Webcasts
Upcoming FPGA Events
- FPL 2008 - Heidelberg, Germany(Event or Conference)(2 days)
- FPGAworld'2008 - Lund(Event or Conference)(3 days)
- CDNLIVE! SILICON VALLEY - San Jose, CA (Event or Conference)(3 days)
- FPGAworld'2008 - Stockholm(Event or Conference)(5 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
