World's Largest FPGA/CPLD Portal

Configuration pins Bank0 or Bankless?

Submitted by akshay.adiga@gm... on May 25, 2012 - 9:46am

hi,
I am working on Virtex5 LX100T FF1136
I was grouping the pins into I/O banks , as given in the user manual of Virtex5 . It says Configuration pins are in Bank 0 .
When i checked out in Plan ahead shows configuration pins as bankless.

Which one is correct? Con any body help me out of this?

Tags:

Xilinx Devices

Check out FPGA related videos

Xcell Journal Issue 83 Focuses on Xilinx's Zynq-7000 All Programmable SoCs and Vivado HLS for Smarter Embedded Vision Systems
MOS-AK/GSA Munich Workshop Press Note
Xilinx Receives Prestigious 2013 EE Times and EDN ACE Award for the Vivado Design Suite
Altera Announces Availability of Cyclone V SoC Development Kit
Xilinx Highlights Smarter Vision Solutions at the Embedded Vision Alliance Summit and DESIGN West 2013

FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal

Resources

Stay Updated

Products & Tools

Stay Informed

Community

Stay Connected

Learning Central

Get involved