Best VLSI Training Institute, Batch starts from Jan5th08.. Hurry !!

Certificate Program in VLSI Logic Design and Layout Design Engineering.

TIIT (TTM Institute of Information Technology) in collaboration with
the University Of California at Santa Cruz Extension in the Silicon
Valley and Cadence Design Systems offers a certificate program in VLSI
design engineering. Students who complete the required courses with
minimum grade point average (GPA) will be awarded a certificate in
VLSI design engineering (Physical Design or Logic Design) from the
University Of California Santa Cruz extension in Silicon Valley.

Duration: Will be for 20 weeks.

Class Timings: Classes will be during the weekends; 6 days Lab will be
open to work on Tools (morning 6am to 12 in the midnight).

Fees: 90k for Layout Design Course. 70k for Logic Design Course.

Payment Flexibility: Can pay it in 3 Installments.

Placement Statistics: 90% of the people got employed in VLSI Industry
so far.

Batch Start Date: Week-end Batch: Jan 5th 2008. 

If you are looking for Final year M.Tech VLSI Live Project mail to [email protected] 

Registration: Or send mail to [email protected]

Hurry-up, We have limited seats for December Week-end batch

TIIT Pvt Ltd.
#18, 1st floor, Palavalli plaza
100 feet Ring road.
2nd stage BTM Layout,
Karnataka,India.’ &
Tel: +91-80-26789654.


February 11, 2008 - 11:32pm

Too many VLSI Jobs after TIIT Training!!

Placement Statistics of TIIT : 90 percent of the people got employed in VLSI Company’s like: Cadence, Broadcom, Cypress, PMC Sierra, GDA, Centilleam ,NSC, Wipro, TTM Inc, Sasken, Synopses, Manthan Semiconductor, Tundra Semiconductor Etc.. so far. Placements Assistance will be provided, and setting up mock interviews, resume building, seminar series etc will be provided.

Batch Start Date: 8th March 2008 at Bangalore.

Registrations: Open Online @ ( for Bangalore.

Screening Test: You have to take screening test comprises of basic digital electronics & Aptitude. Multiple-choice question.

Make sure: TIIT’s Intake is 20 Students per batch, we are getting advance booking for Batches; make sure you will get the seat.

BE/BTech/ME/MTech/MSc in either computer science or Electrical/Electronics

For more info: :

TIIT Pvt,Ltd.
18,1st Floor,Palavalli Plaza.
100 feet ring road.2nd stage,
BTM Layout. Bangalore-76
Tel: +91-08-26789654.

Facebook  Twitter  Linkedin  YouTube      RSS


Check out FPGA related videos

Find Us On Facebook