Home
World's Largest FPGA/CPLD Portal

Semico IMPACT Conference Series: The IP Ecosystem - San Jose, CA

Semico IMPACT Conference Series: The IP Ecosystem - San Jose, CA
When: 
May 16 2012 - 9:00am - 6:00pm
Where: 
DoubleTree Hotel, 2050 Gateway Place San Jose, CA 408-453-4000

Semico is accepting speaking applications for our upcoming conference focusing on the IP industry. Semiconductor IP is a crucial component in the design and development of complex integrated circuits, especially SoCs. This one-day event will focus on the benefits of third-party IP and issues that are enabling or hindering the growth of semiconductor IP.

Advance Performance Multicore SoCs continue to evolve into new designs for a variety of computing, communication and consumer end applications.

As device complexity increases, how are companies managing time-to-market versus chip complexity versus cost?

- When do you stop developing derivative designs and move to a new architecture?

- What is the real cost in being 3 months late to market vs. being 3 months early to market in terms of revenues, market share and profitability?

IP subsystems are now starting to emerge from third-party IP suppliers.

- What do third-party IP suppliers bring to the party that would encourage IDMs to pursue a "to buy" versus a "to make" decision? Is a third-party IP subsystem a necessary evil or a productive way to solve design issues?
-
How will IP Subsystems impact innovation in the next generation of SoCs?

Changes in the IP market are prompting enhanced and more comprehensive tool sets from the EDA vendors. What can we expect in the future regarding more highly integrated and intelligent tools to aid in infusing more complex IP blocks into SoC designs?

These and other topics will be addressed at the Semico IMPACT Conference Wednesday, May 16, 2012 at the Doubletree Hotel in San Jose, California.

Speaking opportunities and sponsorships are available.

Semico IMPACT 2012 Speakers

Warren East
Chief Executive Officer
ARM

Jean-Marie Brunet
Director Product Marketing for Model Based DFM and Place-and-Route Integration
Mentor Graphics

John Koeter
Vice President of Marketing, Solutions Group
Synopsys

Grant Pierce
Chief Executive Officer
Sonics

Mahesh Tirupattur
Executive Vice President
Analog Bits

Dennis Segers
CEO
Tabula

Vishal S. Kapoor
Vice President, Marketing Design IP and Services
Cadence Design Systems, Inc.

Adam Kablanian
CEO
Memoir Systems

Bernard Murphy, PhD
Chief Technology Officer
Atrenta

Suk Lee
Director, Design Infrastructure Marketing Division
TSMC

Michael Noonen
Senior Vice President, Worldwide Sales and Marketing
GLOBALFOUNDRIES

Steve Roddy
Vice President of Marketing
Tensilica, Inc.

Who Should Attend:

SoC designers
SoC architects
System designers
IP companies
EDA companies
Silicon foundries
OEMs and IDMs

For more information, please contact:
Jim Feldhan
602-997-0337

Joanne Itow
602-997-0337

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook