Home
World's Largest FPGA/CPLD Portal

DSP Seminar Series - Oxford, UK

DSP Seminar Series - Oxford, UK
When: 
Jun 19 2012 - 9:00am - 4:00pm
Where: 
Oxford, UK

Discover Altera DSP Solutions – for Free!

Learn about application-specific digital signal processing (DSP) design methodologies targeted for Altera® FPGAs. Find out how the model-based design flow in the DSP Builder, together with tools from MathWorks, helps you implement high-performance floating-point DSP. Sign up for this free training at a location near you today!

Get to Know Our DSP Builder and Optimized DSP Solutions For These Markets:

Military
Learn to develop end-to-end solutions for Pulse-Doppler radar
Learn the tool flow and methodology that can help you reduce the time required to model, simulate, and implement radar system designs
Find out about tools from Altera and MathWorks that will allow you to perform system-level simulation and high-throughput floating-point implementation of high-level radar algorithms

Industrial
Learn about motor control designs using Park and Clarke transforms, together with proportional and integral (PI) controllers
See fixed and floating-point implementation within an Altera FPGA
Discover how using Altera FPGAs can provide improved motor efficiency via integration and faster control loops than possible using processors

Video
Refresh your video processing basics and learn to use Altera's video design framework, an EDN Innovation Award winner, to build entire video processing chains
Learn about the seamless integration of Altera and custom intellectual property (IP) cores in video processing with various video interfaces
Enable your team to quickly develop target video processing and format conversion functions

Wireless
Discuss techniques to mitigate non-linear, high-power amplifiers used in wireless systems via crest factor reduction (CFR) and digital predistortion (DPD)
Discover how to simulate, measure, and implement CFR algorithms in Altera FPGAs
Understand DSP Builder implementation of giga-sample datapaths for digital up and down conversions
Learn how to overcome late specification changes and design reuse issues with the Altera DSP Builder tool flow

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook