Planet FPGA - All FPGA blogs at one place
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- XplosiveStocks.com: Xilinx Inc. (Nasdaq: XLNX) Hot Stock on the Move! - Trading Markets (press release)
- Evaluation kit aids FlexRay application development - EE Times India
- Labview Graphical Programming Software from National Instruments - Ferret
- NI Programmable Automation Controllers - Ferret
- Intel, M'soft launch parallel lab - EETimes.com
VLSI-SoC 2008 - Greece
VLSI-SoC 2008 is the 16th in a series of international conferences,
sponsored by IFIP TC 10 Working Group 10.5 (VLSI) and IEEE CEDA that
explores the state-of-the-art and the new developments in the field of
Very Large Scale Integration Systems and their designs. VLSI-SoC 2008
will be held in Rhodes Island, Greece at October 13-15, 2008.
The
purpose of the Conference is to provide a forum to exchange ideas and
to show industrial and research results in the fields of VLSI/ULSI
systems, microelectronics design and test, and integrated
mixed-technology devices.
The VLSI-SoC Program Committee
invites authors to submit papers in the above areas. Submissions should
consist of a full paper, double column format, with a maximum of 6
pages. The proceedings will be published by IFIP (with ISBN) and
available through IEEE Xplore. They will be distributed during the
conference to all participants. A selection of the conference best
papers will be invited to submit an extended version to be included as
chapters of a book to be published by Springer.
FPGA Webcasts
Upcoming FPGA Events
- 2008 International Conference on ReConFigurable Computing and FPGAs (ReConFig'08) - Cancun, Mexico(Event or Conference)(1 day)
- SYSTEM VERILOG ASSERTIONS :: METHODOLOGY AND LANGUAGE TRAINING(Event or Conference)(2 days)
- SystemVerilog Assertions Language and Methodology Overview Seminar (Event or Conference)(14 days)
