Planet FPGA - All FPGA blogs at one place
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- XplosiveStocks.com: Xilinx Inc. (Nasdaq: XLNX) Hot Stock on the Move! - Trading Markets (press release)
- Evaluation kit aids FlexRay application development - EE Times India
- Labview Graphical Programming Software from National Instruments - Ferret
- NI Programmable Automation Controllers - Ferret
- Intel, M'soft launch parallel lab - EETimes.com
Europe Webinar Aldec® and Zuken®: Pin Synchronization for Smooth Integration of PCB and FPGA Development Environments
Liberate your FPGA / PCB environment from the monopoly of a single EDA vendor. Aldec and Zuken developed a smooth synchronization between Aldec Active-HDL/CADSTAR FPGA and Zuken CADSTAR SCM/PCB offering complete support for all FPGA vendors from design creation to mixed VHDL and Verilog simulation, project management, schematic and PCB layout. This seminar includes a design demonstration and presentation on how to use Aldec Active HDL /CADSTAR FPGA and Zuken CADSTAR SCM/PCB in a unified environment.
Agenda:
• Introduction
• FPGA-PCB Concurrent design flow
• Aldec for complete FPGA design and verification
• CADSTAR for complete PCB layout and design
• Pin file Integration
• Design Demonstration
FPGA Webcasts
Upcoming FPGA Events
- 2008 International Conference on ReConFigurable Computing and FPGAs (ReConFig'08) - Cancun, Mexico(Event or Conference)(1 day)
- SYSTEM VERILOG ASSERTIONS :: METHODOLOGY AND LANGUAGE TRAINING(Event or Conference)(2 days)
- SystemVerilog Assertions Language and Methodology Overview Seminar (Event or Conference)(14 days)
