World's 1st FPGA Portal

Join experts from both Mentor Graphics and Cadence to learn more about the OVM. The OVM brings together the combined verification knowledge and experience to provide an approach to building verification IP and testbenches that is easy to adopt, yet powerful enough to meet the most demanding requirements. This seminar will illustrate all aspects of the OVM, including the following:

* OVM Overview
o Planning for Verification
o Testbench Architecture
o Transaction-Level Modeling (TLM) in Verification
* Stimulus and Coverage
o Transaction-Level Stimulus
o Decoupling Stimulus from the Design
o Sequential Stimulus Specification
o Layered Stimulus
o Transaction-Level Layered Coverage
* Planning for Verification Reuse
o Flexible Instantiation – Using the Factory
o Configuring Verification Components for Reuse
o Hierarchical Encapsulation & Reuse
* Putting it All Together
o OVM Moving Forward

Agenda
8:30 - 9:00 – Registration/Check-in

9:00 - 10:30 – Introduction & OVM Overview

* Introducing the OVM
* Planning for Verification
* Developing Verification Environments

10:30 - 10:45 – Break

10:45 - 12:15 – Reusable Components & Sequential Stimulus in OVM

* Developing Components for Reuse
* Sequential Stimulus Modeling & Tests

12:15 - 1:00 – Lunch

1:00 - 2:15 – OVM: Putting It All Together

2:15 - 2:30 – Wrap-Up & Conclusion