User login

SystemVerilog for FPGA Designers - San Jose, CA

Jun 5 2008 - 9:00am
Jun 5 2008 - 1:30pm
Etc/GMT-8
Where: 
San Jose, CA

Modern FPGAs have seen tremendous advances in both performance and capacity. With these increased capabilities, designers are faced with the daunting task of verifying and validating that their design intent is represented in the finished product. SystemVerilog provides a comprehensive language that is a natural extension of Verilog, with the benefits of providing constructs with clearer intent, enumerated types, integrated assertions for simulation and higher language constructs which support design hierarchy and Object Orientated Programming (OOP) styles.

Mentor Graphics' Precision® Synthesis provides the most complete SystemVerilog coverage of this language in FPGA synthesis. This easy-to-use tool empowers designers to utilize sophisticated RTL and physical optimization algorithms to clearly express their design intent.

Average rating
(0 votes)

Upcoming FPGA Events