Home
World's Largest FPGA/CPLD Portal

Open Verification Methodology Seminar Registration - Bucharest, RO

When: 
Jun 4 2008 - 4:30pm - 7:30pm
Where: 
Bucharest, RO

Join Mentor Graphics Experts to learn more about the OVM. The OVM is the first truely open methodology to provide an approach to building verification IP and testbenches that is easy to adopt, yet powerful enough to meet the most demanding requirements.

As electronic devices continue to grow in size and complexity, traditional verification techniques are rendering themselves inadequate to perform system-level verification. Created around standards, OVM, Open Verification Methodology, is the leading edge verification strategy. This framework provides verification teams all the bricks to build modular and reusable verification environments with full integration of other languages commonly used in production flows.

The OVM is fully open and includes a robust class library and source code that is freely available for download.Together with OVM, and through the Questa verification platform, Mentor Graphics provides you the state of the art verification framework for increasing verification productivity and schedule predictability.

Agenda

Thinking about Verification

* Start with a plan
* Approach the problem
* Productive verification structure

OVM Introduction

* The promise of SystemVerilog
* OVM Intro

OVM Concepts

* Test/Testbench Separation
* Flexible Component instantiation
* Configurability
* Transaction Level Communication

OVM Adoption

* AVM to OVM Migration
* Foreign HVL to OVM Migration

Wrap Up

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook