Planet FPGA - All FPGA blogs at one place
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- XplosiveStocks.com: Xilinx Inc. (Nasdaq: XLNX) Hot Stock on the Move! - Trading Markets (press release)
- Evaluation kit aids FlexRay application development - EE Times India
- Labview Graphical Programming Software from National Instruments - Ferret
- NI Programmable Automation Controllers - Ferret
- Intel, M'soft launch parallel lab - EETimes.com
EDA Tech Forum - Moscow, Russia
The EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies. It provides an excellent opportunity for EE designers and engineers to network with their peers and, conversely, for EDA solution providers to reach those markets. The FREE, one-day format includes:
* Industry expert keynotes discussing the latest EDA issues
* Hands-on workshops where attendees can test drive new tools
* A Vendor Fair with solution providers demonstrating new products
* Technical sessions focusing on the design areas of:
*
o Low Power: ESL to RTL
o Low Power: RTL to FAB
o High Performance Systems Design
o Achieving Yeild for High Performance and Low Power
Agenda
9:00 - 9:50 Breakfast/Registration/Vendor Fair
9:50 - 10:45 Keynote: A Demographic Driven Design Evolution
10:45 - 11:00 Coffee/Tea Break
11:00 - 11:50 Technical Sessions
12:00 - 2:00 Lunch/Vendor Fair
2:00 - 2:50 Technical Sessions
3:00 - 3:50 Technical Sessions
4:00 - 4:50 Technical Sessions
5:00 - 6:30 Cocktail Hour/Executive Event
FPGA Webcasts
Upcoming FPGA Events
- 2008 International Conference on ReConFigurable Computing and FPGAs (ReConFig'08) - Cancun, Mexico(Event or Conference)(1 day)
- SYSTEM VERILOG ASSERTIONS :: METHODOLOGY AND LANGUAGE TRAINING(Event or Conference)(2 days)
- SystemVerilog Assertions Language and Methodology Overview Seminar (Event or Conference)(14 days)
