Planet FPGA - All FPGA blogs at one place
- Based on FPGA high speed variable cycle pulse generator design - 51RD Chinese electronic net
- With realizes - en.51rd.net based on the FPGA RISC microprocessor’s design
- Parallel Programming is Easy: Making a Framework is Hard
- May match FIR filter’s FPGA based on the parallel assembly line structure to realize - en.51rd.net again
- XCR3032XL - 32 Macrocell CPLD
Featured Articles
Unique Solutions for a Demanding Market Space
July 22, 2008 - 12:18pm — ikhozamConsumer Handheld Challenges
Traditionally, FPGAs have avoided the consumer handheld market during to its stringent requirements for low power, low cost, and small space. As consumer electronics become more sophisticated, new technology breakthroughs in manufacturing, packaging, and display solutions emerge. Market dynamics remain affected by the same factors: price, power and space.
Take A Poll
FPGA newsgroup
SystemVerilog for FPGA Designers - San Jose, CA
Modern FPGAs have seen tremendous advances in both performance and capacity. With these increased capabilities, designers are faced with the daunting task of verifying and validating that their design intent is represented in the finished product. SystemVerilog provides a comprehensive language that is a natural extension of Verilog, with the benefits of providing constructs with clearer intent, enumerated types, integrated assertions for simulation and higher language constructs which support design hierarchy and Object Orientated Programming (OOP) styles.
Mentor Graphics' Precision® Synthesis provides the most complete SystemVerilog coverage of this language in FPGA synthesis. This easy-to-use tool empowers designers to utilize sophisticated RTL and physical optimization algorithms to clearly express their design intent.
* Time: 9:00 a.m. - 1:30 p.m.
* 4-hour workshop, 30% presentation / 70% hands-on
Agenda
1. Introduction to effective design with SystemVerilog
2. Learn how to write fewer lines of code that actually do more
3. Mixing Verilog, VHDL and SystemVerilog in the same design
Seating is VERY limited to maximize your learning experience, so submit your interest immediately to request your spot. Lunch and refreshments will be provided.
FPGA Webcasts
Upcoming FPGA Events
- Tutorial: Building Gigabit-rate Routers with the NetFPGA - Brno, Czech Republic(Event or Conference)(5 hours)
- FPL 2008 - Heidelberg, Germany(Event or Conference)(3 days)
- FPGAworld'2008 - Lund(Event or Conference)(4 days)
- CDNLIVE! SILICON VALLEY - San Jose, CA (Event or Conference)(4 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
