Planet FPGA - All FPGA blogs at one place
Featured Articles
Unique Solutions for a Demanding Market Space
July 22, 2008 - 12:18pm — ikhozamConsumer Handheld Challenges
Traditionally, FPGAs have avoided the consumer handheld market during to its stringent requirements for low power, low cost, and small space. As consumer electronics become more sophisticated, new technology breakthroughs in manufacturing, packaging, and display solutions emerge. Market dynamics remain affected by the same factors: price, power and space.
Take A Poll
FPGA newsgroup
IP 07 - France
Two days of highly technical sessions will include inovative papers on:
- Silicon and Software IP design and packaging
- Platform level IP (Asic, Structured ASIC, FPGA)
- IP/SoC qualification, emulation and prototyping
- ESL, Transaction level modelling for IP based SoC design - Reuse practice, Reuse standards and design for reuse
- Collaborative IP Based platform
- Reuse in Electronic subsystem, system
- Business model
- Security, IP protection, patent
SUBMISSION PROCEDURE
A summary of 3 pages is recommended
Please indicate if you wish to compete for the best IP 07 prize.
You can submit an electronic version of your summary in a Word, PDF or PostScript format using one of the following methods:
1. By using the Online Submission Form ## RECOMMENDED ##
2. By sending an e-mail containing the paper title, your names, the name of the contact author, postal and e-mail address, telephone and fax number, as specified in the online submission form to ip07@design-reuse.com
All the correspondence with authors will be handled by e-mail.
Outstanding papers submitted or accepted in other conferences will also be considered in this workshop. Please specify it in your submission.
IMPORTANT DATES
Deadline for submission of the extended abstract
Notification of acceptance
Final Version of the manuscript
Working Conference September 30, 2007
October 23, 2007
November 13, 2007
December 5-6, 2007
FPGA Webcasts
Upcoming FPGA Events
- SystemVerilog Assertions and Functional Coverage: Cost:$199 - Sponsored by Aldec(Event or Conference)(Now)
- EDA Tech Forum - Bangalore, India(Event or Conference)(16 hours)
- Hot Chips 20 - A Synposium on High Performance Chips - Stanford, CA(Event or Conference)(3 days)
- Innovation in Verification Seminar - San Jose(Event or Conference)(5 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
