User login

I/O Designer Workshop: Bridging FPGA/PCB Flows - San Jose, CA

Dec 5 2007 - 9:00am
Etc/GMT-8
Where: 
San Jose, CA

Who Should Attend

  • Engineers, Designers, and CAD Managers who are looking for a tool to ease the effort of integrating the FPGA on the PCB
  • Project Managers who are concerned with meeting time-to-market goals while reducing or maintaining design cycle times
  • Anyone using, or planning to use, large FPGAs

What You Will Learn

  • Methods for easing the effort of integrating the FPGA on the PCB
  • The concepts behind simultaneous optimization of pin assignments for the FPGA and PCB
  • Tips and techniques for improving productivity and system performance
Average rating
(1 vote)