Home
World's Largest FPGA/CPLD Portal

EDA Tech Forum - Seoul, Korea

When: 
Sep 4 2007 - 4:00pm
Where: 
Seoul, Korea

09:00 - 09:50 Registration / Vendor Fair
09:50 - 10:00 Opening / Welcome Speech
10:00 - 10:40 Keynote?: Design Discontinuities in the Nanometer Age
Walden C. Rhines, CEO & Chairman, Mentor Graphics
10:40 - 11:20 Keynote II : DFM at Samsung - Current Status and Future Direction
H.S.Won, Samsung Electronics
11:20 - 11:30 Break / Vendor Fair
11:30 - 12:20 Achieving Optimal Designs through Electronic System Level (ESL) Methodologies
Advances in Computing Platforms Support RET and MDP Roadmaps for 45nm and Beyond Efficient Full-chip Mixed-signal Verification by Leveraging
Fast-SPICE Technology Optimizing System Design Using FPGA Managing Industry Trends: Successful PCB Design with Today's High-Speed Architectures
Alon Wintergreen Mary Finch Brian Oh Lattice Bill Hargin
12:20 - 13:30 Lunch / Vendor Fair
13:30 - 14:20 Practical Applications of Mentor's Advanced Verification Methodology (AVM) Improving Yield with DFM Change Under Our Feet: Why 100x Test Compression is the New Scan Test Standard Developing ARM Cortex-M1 Processor Based Embedded Systems for FPGA Implementing SERDES Busses: A Formidable High Speed Design Challenge
Alan Ma J.J. Yu TP Tai ARM Bill Hargin
14:20 - 14:40 Break / Vendor Fair
Chip Symposium Automotive
Symposium PCB
Symposium
14:40 - 15:30 Blended Coverage - A Recipe for Success Leveraging a Cross-foundry DFM Approach to Maximize 65nm Accelerating Product Developing with Subsystem Electrical System Design & Analysis in Today’s Automotive Industry Advanced Routing Technologies
Alan Ma Common Platform Group Rick Tomihiro Elisa Pouyanne John Isaac
15:30 - 16:20 Model-Based Design and System-Level Functional Verification Electrical DFM: Next Generation Parametric Yield Prediction 0-In CDC: The Benchmark in Clock Domain Crossing Verification Mentor's In-Vehicle System Design Tools - Designing Reliable and Cost-efficient In-vehicle AUTOSAR Systems on Schedule and on Budget Design for PCB Manufacturing
Mathworks Mike Klasen Wesley Park Yingping Dong John Isaac
16:20 - 16:35 Lucky Draw / Closing

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook