World's Largest FPGA/CPLD Portal

DVClub event - Milpitas, CA

When:

Aug 29 2007 - 2:14pm

Where:

Dave & Busters, 940 Great Mall Dr, Milpitas, CA 95035 US

Event/Conference Information URL:

Click here to register

Presentations by

* Scott Runner - Sr. Director of Engineering - Responsible for Verification at Qualcomm
* Geoff Shippee - VP of Engineering at Qualcomm

Minimizing Switching Regulator Residue in Linear Regulator Outputs
LTM4601 DC/DC ?ModuleTM Thermal Performance
AN042 - Creating a Power Subsystem for Xilinx Virtex-5 FPGAs using Linear Technology Power Devices: A Step-By-Step Guide
AN043 - Creating a Power Subsystem for Xilinx Spartan-3 FPGAs using Linear Technology Power Devices: A Step-By-Step Guide
AN077 - Creating an Analog Sampling Subsystem with a Linear Technology AtoD Converters and a Xilinx Spartan-3A DSP FPGA: A Step-


	Robei FPGA design tool
	A Visit With Blue Pearl Software
	Step-by-Step Description for MATLAB+ISE Co-Simulation using System Generator for Spartan/Virtex FPGAs
	FPGA Development Methodologies
	How to select the right FPGA Device

Check out FPGA related videos

Find Us On Facebook

FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal

Resources

Stay Updated

Products & Tools

Stay Informed

Community

Stay Connected

Learning Central

Get involved