Planet FPGA - All FPGA blogs at one place
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- Statscan reports September CPI, Thursday - ReportonBusiness.com
- Automotive : American Glass Products Roof Lightens and Darkens ... - SkyNewswire.com (press release)
- Statscan reports September CPI, Thursday - ReportonBusiness.com
- Mezzanine Card Utilizes FPGA-based Core - ECNmag.com
- Mezzanine Card Utilizes FPGA-based Core - ECNmag.com
AVMS VI-02: Practical Examples of PSL Usage
Presenter: Aldec
Abstract: Previous presentation in this thread ("Understanding Assertions – The Key to Efficient Usage") provided solid theoretical background for PSL usage in hardware design and verification. Using this background, current presentation shows how to use PSL in real life designs to make verification more efficient.
Agenda:
• Clocking PSL properties
• Popular property patterns
• Properties in assertions and functional coverage
• PSL examples for typical design units
• Common coding mistakes
• Methods of binding verification units to design units
• PSL embedded in the HDL code vs. saved in separate files
FPGA Webcasts
Upcoming FPGA Events
- VLSI-SoC 2008 - Greece(Event or Conference)(2 days)
- Europe Webinar Aldec® and Zuken®: Pin Synchronization for Smooth Integration of PCB and FPGA Development Environments(Event or Conference)(5 days)
- Aldec® and Zuken®: Pin Synchronization for Smooth Integration of PCB and FPGA Development Environments(Event or Conference)(5 days)
- Euro AVMS I-04 Start Using Assertions in your Next Design(Event or Conference)(12 days)
