Planet FPGA
Take A Poll
FPGA newsgroup
PAC-Designer Software
Features
Fully integrated design and simulation environment for ispPAC devices
High level logic design mechanism
Easy-to-use GUI
Design Entry
Hierarchical design entry
Pulldown menu for selecting clock signaling specification
Simple navigation mechanism for configuring analog & digital functional blocks
Schematic entry for internal connections and setting parametric circuit values
High level design entry for flexible power management
LogiBuilder
Large database of pre-designed 5th order filters for the ispPAC80 device
Design utilities
I2C utility
Trim margin utility
Clock frequency synthesis
Graphical skew editing
Frequency calculators
Simulation
Create your power management Stimulus Graphically
Digital Waveform simulation for Easy Design Verification
Simulate power supply rate
FPGA Webcasts
Upcoming FPGA Events
- IET & GSA International Semiconductor Forum London, U.K.(Event or Conference)(Now)
- 11th Embedded Systems Expo (ESEC) - Tokyo, Japan(Event or Conference)(Now)
- 7 Habits of Successful FPGA Design Workshop - San Jose, CA(Event or Conference)(6 days)
- EDA Tech Forum - Ottawa, ON(Event or Conference)(7 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
