Planet FPGA
- Tired of dealing with rogue software, spyware, and malware?
- Visual Enhancement Engine (VEE) evaluation module from QuickLogic
- Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 1)
- Virtualization Moves Onto Custom Microcontroller
- Samplify announces compression for tomography
Take A Poll
FPGA newsgroup
eGenMem™
September 17, 2007 - 3:44pm — fc
EDA Tool Vendor:
eASICEDA Tool Category:
Design EntryIn the Nextreme technology, logic gates can be flexibly interchanged with memory using the eGenMem™ tool, a user-friendly eRAM™ module generator. Its ease-of-use and interactivity make eGenMem an indispensable tool for defining dual port RAM blocks to be embedded within the Structured ASIC fabric.
eGenMem™ is a GUI driven interactive software tool that generates component instantiation templates for Verilog and VHDL, a memory RTL simulation model, a synthesis model wrapper and an implementation model of RAM based on the user’s specifications.
Bookmark/Search this post with:
FPGA Webcasts
Upcoming FPGA Events
- 7 Habits of Successful FPGA Design Workshop - San Jose, CA(Event or Conference)(4 days)
- EDA Tech Forum - Ottawa, ON(Event or Conference)(5 days)
- Multi-FPGA ASIC Prototyping Done Right! - San Jose, CA(Event or Conference)(5 days)
- DVClub Meet-up - Milpitas,CA(Event or Conference)(5 days)
Copyright 2008 @ FPGA Central. All rights reserved.
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
