Planet FPGA - All FPGA blogs at one place
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- Statscan reports September CPI, Thursday - ReportonBusiness.com
- Automotive : American Glass Products Roof Lightens and Darkens ... - SkyNewswire.com (press release)
- Statscan reports September CPI, Thursday - ReportonBusiness.com
- Mezzanine Card Utilizes FPGA-based Core - ECNmag.com
- Mezzanine Card Utilizes FPGA-based Core - ECNmag.com
Libero
Libero Integrated Design Environment (IDE) is Actel's comprehensive software toolset for designing with all Actel FPGAs. From schematic and/or HDL design, synthesis and simulation, through floorplanning, place and route, timing constraints and analysis, power analysis, and program file generation, Libero IDE manages the entire design flow quickly and efficiently.
Libero IDE provides full power optimization and analysis tools for Actel's low-power Flash FPGA families, including the IGLOO/e 1.2 V devices—the lowest power FPGAs on the market.
Product Features and Types
Libero IDE offers the latest and best-in-class FPGA development tools from leading EDA vendors such as Mentor Graphics, SynaptiCAD, and Synplicity. These tools, combined with Actel developed tools allow you to quickly and easily manage your Actel FPGA designs. An intuitive user interface and powerful design manager guides you through the process while organizing design files and seamlessly managing exchanges between the various tools.
FPGA Webcasts
Upcoming FPGA Events
- VLSI-SoC 2008 - Greece(Event or Conference)(2 days)
- Europe Webinar Aldec® and Zuken®: Pin Synchronization for Smooth Integration of PCB and FPGA Development Environments(Event or Conference)(5 days)
- Aldec® and Zuken®: Pin Synchronization for Smooth Integration of PCB and FPGA Development Environments(Event or Conference)(5 days)
- Euro AVMS I-04 Start Using Assertions in your Next Design(Event or Conference)(12 days)
