SystemVerilog Functional Verification

This advanced resource delivers a detailed account of functional verification concepts and methodologies and provides a logical methodology for learning SystemVerilog. The author introduces SystemVerilog's constructs and programming paradigms and then shows how these features are used to architect and build a state-of-the-art verification environment. He goes on to show how to use this verification environment to carry a verification project from planning to verification closure.