TopJTAG Probe 1.7.0 Released
A new 1.7.0 version of TopJTAG Probe -- a low-cost circuit visualization and debugging software employing boundary-scan (IEEE 1149.1 JTAG) technology -- is now available.
The major improvement is a support for buses. Now it is possible to group pins into buses so state of multiple pins can be set at once as hex, binary or decimal value. For example, if you want to read word from a parallel flash chip, it is convenient to define address and data buses and then set address as hex or decimal value and monitor data output as hex value. Buses can be defined manually by a user or can be imported from Xilinx ISE .UCF and Altera Quartus II .QSF files.
- ksa's blog
- Login or register to post comments
About Author
Check out FPGA related videos
Find Us On Facebook
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal
Privacy Policy || Terms of Use
 |
 |