Events

Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks

September 10, 2008 - 4:03pm — scottc

On-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs

Events

« September 2008 »
Sun	Mon	Tue	Wed	Thu	Fri	Sat
	1	2	3	4 (event) EDA Tech Forum - Penang, Malaysia Start: 9:00 am	5 (event) Tutorial: Building Gigabit-rate Routers with the NetFPGA - Brno, Czech Republic Start: 9:00 am End: 5:30 pm	6
7	8 (event) FPL 2008 - Heidelberg, Germany Start: 8:00 am	9 (event) FPL 2008 - Heidelberg, Germany all day (event) FPGAworld'2008 - Lund Start: 8:30 am End: 4:00 pm (event) CDNLIVE! SILICON VALLEY - San Jose, CA Start: 9:00 am	10 (event) FPL 2008 - Heidelberg, Germany End: 1:15 pm (event) CDNLIVE! SILICON VALLEY - San Jose, CA all day	11 (event) CDNLIVE! SILICON VALLEY - San Jose, CA End: 9:48 am (event) FPGAworld'2008 - Stockholm Start: 8:30 am End: 7:00 pm (event) Aldec Europe AVMS EI-01 - HW/SW Co-Verfication for Embedded Designs Start: 3:00 pm End: 4:00 pm	12 (event) IBC 2008 » Meet with the Xilinx Broadcast team at IBC 2008, stand 10.F30 Start: 3:00 am	13 (event) IBC 2008 » Meet with the Xilinx Broadcast team at IBC 2008, stand 10.F30 all day
14 (event) IBC 2008 » Meet with the Xilinx Broadcast team at IBC 2008, stand 10.F30 all day	15 (event) IBC 2008 » Meet with the Xilinx Broadcast team at IBC 2008, stand 10.F30 all day (event) SystemVerilog Assertions and Functional Coverage; Methodology & Language Training Class Cost $1200 - Sponsored by Aldec Start: 9:00 am (event) DO-254 Compliance: Pitfalls and Solutions - Hartford, CT Start: 9:30 am	16 (event) IBC 2008 » Meet with the Xilinx Broadcast team at IBC 2008, stand 10.F30 End: 3:59 am (event) Development of Software-Defined Radio Systems » Joint Seminar and exhibition with The MathWorks and Texas Instruments Start: 9:00 am End: 4:15 pm	17 (event) Lattice® and Aldec®: Quick Timing Closure: Simulation and Debugging of Lattice Designs Start: 11:00 am End: 12:00 pm	18 (event) Accelerating Custom IC Layout with IC Station - San Jose, CA Start: 9:30 am (event) Aldec Europe AVMS EI-02 - Rapid ASIC emulation in FPGA with HES Start: 3:00 pm End: 4:00 pm	19	20
21	22	23 (event) ADMS: Mixed-Signal SoC Design and Verification Workshop - San Jose, CA Start: 9:00 am	24 (event) 2008 GSA IP Conference - Santa Clara, CA Start: 8:00 am (event) GSA IP Conference - Santa Clara, CA Start: 8:00 am (event) Altera® and Aldec®: Better Verification with high-reliability DO-254 Compliance Verification Toolset Start: 11:00 am End: 12:00 pm	25 (event) 2008 GSA IP Conference - Santa Clara, CA End: 3:30 pm (event) GSA IP Conference - Santa Clara, CA End: 3:30 pm (event) Prototyping: Easing the Transition from ASIC to FPGA Design - San Jose, CA Start: 9:00 am (event) Aldec Europe AVMS EI-03 - Beyond Vendor Supplied Verification Tools Start: 3:00 pm End: 4:00 pm	26	27
28	29	30

« September 2008 »

Sun

Mon

Tue

Wed

Thu

Fri

Sat

(event)

EDA Tech Forum - Penang, Malaysia

Start: 9:00 am

(event)