Planet FPGA - All FPGA blogs at one place
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- Weak Employment Data Contributes To Lower Close On Wall Street - Trading Markets (press release)
- Sports Diary - Fiji Times
- Symwave and PLDA Demonstrate Multi-Vendor USB 3.0 - Chip Design Magazine
- Guest bogger: Jim Hogan on IP - EDN.com
- Impulse C Tools Accelerate Xilinx FPGA HD Video - Chip Design Magazine
Events
esign-to-silicon platform, a comprehensive suite of tools designed to address the complex handoff between design and manufacturing.
Traveling to over 15 cities worldwide, the EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies.
Presenter: Ashok Mehta, DefineView Consulting
Presenter: Northwest Logic – Brian Daellenbach
Presenter: Ashok Mehta, DefineView Consulting
Traveling to over 15 cities worldwide, the EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies.
Agenda:Â
Agenda:Â
Agenda:Â
a day of Verification. Sessions covering
everything from CDC, Verification Management, Processor Based
Traveling to over 15 cities worldwide, the EDA Tech
Forum series is the largest EDA industry event, bringing together over
Engineers reuse existing RTL to hit tighter schedules and reduce costs. Over 80% of ASIC and FPGA designs reuse RTL from a previous design.
Engineers reuse existing RTL to hit tighter schedules and reduce costs. Over 80% of ASIC and FPGA designs reuse RTL from a previous design.
Traveling to over 15 cities worldwide, the EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies.
An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems.
The International Conference
on Field Programmable Logic and Applications (FPL) is the first and
largest conference covering the rapidly growing area of
The International Conference
on Field Programmable Logic and Applications (FPL) is the first and
largest conference covering the rapidly growing area of
You are invited to attend the 5th annual FPGAworld Conference. This years conference will take place at Electrum Kista in Stockholm Sweden on September 11 and at Ideon Lund on September 9.
CDNLive!
The International Conference
on Field Programmable Logic and Applications (FPL) is the first and
largest conference covering the rapidly growing area of
CDNLive!
CDNLive!
You are invited to attend the 5th annual
FPGAworld Conference. This years conference will take place at Electrum
Presenter: Presenter: Aldec, Inc. Jaroslaw Kaczynski, Technical Marketing Engineer
Our panel of broadcast experts will be there to discuss your current and future requirements and demonstrate our latest IP, reference designs and hardware for all areas of your system.
Our panel of broadcast experts will be there to discuss your current and future requirements and demonstrate our latest IP, reference designs and hardware for all areas of your system.
Our panel of broadcast experts will be there to discuss your current and future requirements and demonstrate our latest IP, reference designs and hardware for all areas of your system.
Our panel of broadcast experts will be there to discuss your current and future requirements and demonstrate our latest IP, reference designs and hardware for all areas of your system.
Presenter: Ashok Mehta, DefineView Consulting
DO-254 is a recent standard that affects PLD, FPGA and ASIC designs for in-flight HW systems.
Our panel of broadcast experts will be there to discuss your current and future requirements and demonstrate our latest IP, reference designs and hardware for all areas of your system.
This seminar will be of interest to any application, software and hardware engineers working on Software-Defined Radio Systems, Communication Systems or Signal Processing applications that may also us
Some designers skip timing simulation, not realizing that it can complement static timing analysis (STA) tools and help you achieve timing closure faster.
In this technical hands-on workshop, you will use Mentor's layout editor, integrated routers, and verification solutions to take a design from schematic to DRC-correct layout in a fraction of the time
Presenter: Presenter: Aldec, Inc. Jaroslaw Kaczynski, Technical Marketing Engineer
FPGA Webcasts
Upcoming FPGA Events
- Incorporating SystemVerilog in a Productive FPGA Methodology Workshop - San jose, CA(Event or Conference)(4 days)
- Actel & Aldec: Innovative Reprogrammable Prototyping for Actel RTAX Space-Flight FPGA Designs(Event or Conference)(6 days)
- Europe Actel & Aldec: Innovative Reprogrammable Prototyping for Actel RTAX Space-Flight FPGA Designs(Event or Conference)(6 days)
- ASP-DAC 2009 - Yokohama, Japan(Event or Conference)(10 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | FPGA News | FPGA Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types |Â Planet FPGA |Â FPGA Webcasts |Â FPGA Whitepapers
