User login

What is OpenID?
Log in using OpenIDCancel OpenID login
Home › Events

Events

Select event type to filter by
« July 31, 2008 - August 30, 2008 »
 
07 / 31
08 / 1
08 / 2
08 / 3
08 / 4
(event)
NetFPGA Summer Camp - Santa Clara, CA
Start: 9:00 am
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm

An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems.
08 / 5
(event)
NetFPGA Summer Camp - Santa Clara, CA
(all day)
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm

An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems.
08 / 6
(event)
NetFPGA Summer Camp - Santa Clara, CA
(all day)
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm

An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems.

(event)
Free Webinar: SystemVerilog Assertions – Methodology and Language Overview Sponsored by Aldec
Start: 11:00 am
End: 12:00 pm

Presenter - Ashok Mehta, DefineView Consulting
08 / 7
(event)
NetFPGA Summer Camp - Santa Clara, CA
(all day)
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm

An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems.

(event)
Aldec AVMS VI-04: Automating Testbench Tasks with Tcl
Start: 11:00 am
End: 12:00 pm

Presenter: Doulos

(event)
Sillicon Valley DVClub Lunch - Milpitas, CA
Start: 11:00 am
End: 1:00 pm

This quarter, we're excited to host the exclusive presentation of David Whipp's "Stop Writing Assertions! Creating Efficient Verification Methodologies".
08 / 8
(event)
NetFPGA Summer Camp - Santa Clara, CA
End: 5:00 pm
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm

An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems.
08 / 9
08 / 10
08 / 11
08 / 12
08 / 13
08 / 14
(event)
Aldec AVMS VI-05: Best Practices for Quick Closure of Verilog Designs
Start: 11:00 am
End: 12:00 pm

Presenter: Aldec
08 / 15
08 / 16
08 / 17
(event)
Building Gigabit-rate Routers with the NetFPGA - Seattle, WA
Start: 9:00 am
End: 5:00 pm

An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems.
08 / 18
08 / 19
(event)
Calibre Design-to-Silicon Platform Workshop - San Jose, CA
Start: 9:00 am

esign-to-silicon platform, a comprehensive suite of tools designed to address the complex handoff between design and manufacturing.
08 / 20
(event)
EDA Tech Forum - New Delhi, India
Start: 9:00 am
End: 5:00 pm

Traveling to over 15 cities worldwide, the EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies.
08 / 21
(event)
SystemVerilog Assertions and Functional Coverage - Morning Session: Cost: $199 - Sponsored by Aldec
Start: 8:00 am
End: 12:00 pm

Presenter: Ashok Mehta, DefineView Consulting

(event)
Aldec AVMS VI-06: Implementing a PCI Express 2.0 Solution
Start: 11:00 am
End: 12:00 pm

Presenter: Northwest Logic – Brian Daellenbach

(event)
SystemVerilog Assertions and Functional Coverage: Cost:$199 - Sponsored by Aldec
Start: 1:00 pm
End: 5:00 pm

Presenter: Ashok Mehta, DefineView Consulting
08 / 22
(event)
EDA Tech Forum - Bangalore, India
Start: 9:00 am
End: 5:00 pm

Traveling to over 15 cities worldwide, the EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies.
08 / 23
08 / 24
(event)
Hot Chips 20 - A Synposium on High Performance Chips - Stanford, CA
Start: 9:00 am
Start: Aug 24 2008 - 9:00am
End: Aug 26 2008 - 7:00pm

Agenda: 

08 / 25
(event)
Hot Chips 20 - A Synposium on High Performance Chips - Stanford, CA
(all day)
Start: Aug 24 2008 - 9:00am
End: Aug 26 2008 - 7:00pm

Agenda: 

08 / 26
(event)
Hot Chips 20 - A Synposium on High Performance Chips - Stanford, CA
End: 7:00 pm
Start: Aug 24 2008 - 9:00am
End: Aug 26 2008 - 7:00pm

Agenda: 

(event)
Innovation in Verification Seminar - San Jose
Start: 9:00 am
End: 3:00 pm

a day of Verification. Sessions covering
everything from CDC, Verification Management, Processor Based
08 / 27
(event)
EDA Tech Forum - Hsin-Chu, Taiwan
Start: 9:00 am
End: 5:00 pm

Traveling to over 15 cities worldwide, the EDA Tech
Forum series is the largest EDA industry event, bringing together over

(event)
RTL Reuse: Solving the Puzzle - Chicago, IL
Start: 9:00 am

Engineers reuse existing RTL to hit tighter schedules and reduce costs. Over 80% of ASIC and FPGA designs reuse RTL from a previous design.
08 / 28
(event)
RTL Reuse: Solving the Puzzle - Madison, WI
Start: 4:00 am

Engineers reuse existing RTL to hit tighter schedules and reduce costs. Over 80% of ASIC and FPGA designs reuse RTL from a previous design.
08 / 29
(event)
EDA Tech Forum - Seoul, Korea
Start: 9:00 am
08 / 30
Add to iCalendar
Syndicate content