Planet FPGA - All FPGA blogs at one place
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- Weak Employment Data Contributes To Lower Close On Wall Street - Trading Markets (press release)
- Sports Diary - Fiji Times
- Symwave and PLDA Demonstrate Multi-Vendor USB 3.0 - Chip Design Magazine
- Guest bogger: Jim Hogan on IP - EDN.com
- Impulse C Tools Accelerate Xilinx FPGA HD Video - Chip Design Magazine
Events
07 / 27
| ||
07 / 28
Start: 9:30 am
Start: Jul 28 2008 - 9:30am
End: Jul 30 2008 - 5:30pm
An Embedded system is a special-purpose computer designed to perform | ||
07 / 29
(all day)
Start: Jul 28 2008 - 9:30am
End: Jul 30 2008 - 5:30pm
An Embedded system is a special-purpose computer designed to perform Start: 8:30 am
End: 5:30 pm
This event provides a forum for members of the electronic design | ||
07 / 30
End: 5:30 pm
Start: Jul 28 2008 - 9:30am
End: Jul 30 2008 - 5:30pm
An Embedded system is a special-purpose computer designed to perform Start: 9:30 am
End: 11:00 am
Impulse tools allow users to move from un-timed behavioral C to parallelized hardware. You can target Xilinx or Altera devices with or without an embedded processor. | ||
07 / 31
| ||
08 / 1
| ||
08 / 2
| ||
08 / 3
| ||
08 / 4
Start: 9:00 am
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm
An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems. | ||
08 / 5
(all day)
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm
An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems. | ||
08 / 6
(all day)
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm
An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems. Start: 11:00 am
End: 12:00 pm
Presenter - Ashok Mehta, DefineView Consulting | ||
08 / 7
(all day)
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm
An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems. Start: 11:00 am
End: 12:00 pm
Presenter: Doulos Start: 11:00 am
End: 1:00 pm
This quarter, we're excited to host the exclusive presentation of David Whipp's "Stop Writing Assertions! Creating Efficient Verification Methodologies". | ||
08 / 8
End: 5:00 pm
Start: Aug 4 2008 - 9:00am
End: Aug 8 2008 - 5:00pm
An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems. | ||
08 / 9
| ||
08 / 10
| ||
08 / 11
| ||
08 / 12
| ||
08 / 13
| ||
08 / 14
Start: 11:00 am
End: 12:00 pm
Presenter: Aldec | ||
08 / 15
| ||
08 / 16
| ||
08 / 17
Start: 9:00 am
End: 5:00 pm
An open platform called the NetFPGA has been developed at Stanford University. The NetFPGA platform enables researchers and instructors to build high-speed, hardware-accelerated networking systems. | ||
08 / 18
| ||
08 / 19
Start: 9:00 am
esign-to-silicon platform, a comprehensive suite of tools designed to address the complex handoff between design and manufacturing. | ||
08 / 20
Start: 9:00 am
End: 5:00 pm
Traveling to over 15 cities worldwide, the EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies. | ||
08 / 21
Start: 8:00 am
End: 12:00 pm
Presenter: Ashok Mehta, DefineView Consulting Start: 11:00 am
End: 12:00 pm
Presenter: Northwest Logic – Brian Daellenbach Start: 1:00 pm
End: 5:00 pm
Presenter: Ashok Mehta, DefineView Consulting | ||
08 / 22
Start: 9:00 am
End: 5:00 pm
Traveling to over 15 cities worldwide, the EDA Tech Forum series is the largest EDA industry event, bringing together over 7,500 attendees every year from over 2,250 companies. | ||
08 / 23
| ||
08 / 24
Start: 9:00 am
Start: Aug 24 2008 - 9:00am
End: Aug 26 2008 - 7:00pm
Agenda:Â | ||
08 / 25
(all day)
Start: Aug 24 2008 - 9:00am
End: Aug 26 2008 - 7:00pm
Agenda:Â | ||
08 / 26
End: 7:00 pm
Start: Aug 24 2008 - 9:00am
End: Aug 26 2008 - 7:00pm
Agenda:Â Start: 9:00 am
End: 3:00 pm
a day of Verification. Sessions covering | ||
FPGA Webcasts
Upcoming FPGA Events
- Incorporating SystemVerilog in a Productive FPGA Methodology Workshop - San jose, CA(Event or Conference)(4 days)
- Actel & Aldec: Innovative Reprogrammable Prototyping for Actel RTAX Space-Flight FPGA Designs(Event or Conference)(6 days)
- Europe Actel & Aldec: Innovative Reprogrammable Prototyping for Actel RTAX Space-Flight FPGA Designs(Event or Conference)(6 days)
- ASP-DAC 2009 - Yokohama, Japan(Event or Conference)(10 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | FPGA News | FPGA Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types |Â Planet FPGA |Â FPGA Webcasts |Â FPGA Whitepapers
