Planet FPGA - All FPGA blogs at one place
- Based on FPGA MPEG-4 codec encoder-decoder - 51RD Chinese electronic net
- With realizes - en.51rd.net based on the FPGA higher order entire digit phase-locked loop’s design
- Based on CPLD LED lattice display control switch
- VLSI Interview Questions
- Based on FPGA simple may the storage oscilloscope design
Featured Articles
Unique Solutions for a Demanding Market Space
July 22, 2008 - 12:18pm — ikhozamConsumer Handheld Challenges
Traditionally, FPGAs have avoided the consumer handheld market during to its stringent requirements for low power, low cost, and small space. As consumer electronics become more sophisticated, new technology breakthroughs in manufacturing, packaging, and display solutions emerge. Market dynamics remain affected by the same factors: price, power and space.
Take A Poll
FPGA newsgroup
Events
05 / 9
| ||
05 / 10
| ||
05 / 11
| ||
05 / 12
| ||
05 / 13
| ||
05 / 14
Start: 8:30 am
Start: May 14 2008 - 8:30am
End: May 15 2008 - 3:45pm
The IET & GSA International Semiconductor Forum Start: 9:00 am
End: 5:00 pm
Program: 8:15 - 9:00 9:00 - 9:45 Start: 10:00 am
Start: May 14 2008 - 10:00am
End: May 16 2008 - 5:00pm
ESEC is the largest embedded systems exhibtiion in Asia. | ||
05 / 15
End: 3:45 pm
Start: May 14 2008 - 8:30am
End: May 15 2008 - 3:45pm
The IET & GSA International Semiconductor Forum (all day)
Start: May 14 2008 - 10:00am
End: May 16 2008 - 5:00pm
ESEC is the largest embedded systems exhibtiion in Asia. | ||
05 / 16
End: 5:00 pm
Start: May 14 2008 - 10:00am
End: May 16 2008 - 5:00pm
ESEC is the largest embedded systems exhibtiion in Asia. | ||
05 / 17
| ||
05 / 18
| ||
05 / 19
| ||
05 / 20
| ||
05 / 21
Start: 9:00 am
End: 2:00 pm
Can you design Virtex-5, Stratix® III and today's other high performance FPGAs in a predictable manner that gets your company's products to market on time? Start: 11:00 am
The new Virtex®-5 FXT family of Xilinx FPGAs was developed specifically to enable integration of sophisticated embedded systems on a single, flexible and high performance platform. | ||
05 / 22
Start: 9:00 am
End: 6:30 pm
Learn about intelligent spaceships in the industry keynote presentation, "Move Over HAL: Autonomous Spacecraft," presented by Dr. Start: 9:00 am
FPGA-based prototyping is critical to ASIC verification and early software development. Start: 9:00 am
FPGA-based prototyping is critical to ASIC verification and early software development. Start: 11:30 am
Event description: Professor David Dill, Stanford University | ||
05 / 23
| ||
05 / 24
| ||
05 / 25
| ||
05 / 26
| ||
05 / 27
Start: 10:00 am
End: 4:00 pm
The Real-Time & Embedded Computing Conference (RTECC) is a single-day conference and exhibition showcase focused for people that are developing computer systems and time-critical applications serving | ||
05 / 28
Start: 8:45 am
End: 2:30 pm
Who should Start: 11:30 am
Speakers will be Shaw Yang and Gary Greenstein from AMD. | ||
05 / 29
| ||
05 / 30
Start: 9:30 am
End: 1:30 pm
Agenda: | ||
05 / 31
| ||
06 / 1
| ||
06 / 2
Start: 9:00 am
Start: Jun 2 2008 - 9:00am
End: Jun 5 2008 - 5:00pm
The IEEE/IFIP International Symposium on Rapid System Prototyping | ||
06 / 3
(all day)
Start: Jun 2 2008 - 9:00am
End: Jun 5 2008 - 5:00pm
The IEEE/IFIP International Symposium on Rapid System Prototyping Start: 10:00 am
End: 3:00 pm
Increasing bus speeds, faster switching speeds, and clock speeds that continue to increase at 40% a year are all causes of high-speed design problems and, hence, cause of concern to you, the PCB desig Start: 12:30 pm
End: 6:00 pm
This | ||
06 / 4
(all day)
Start: Jun 2 2008 - 9:00am
End: Jun 5 2008 - 5:00pm
The IEEE/IFIP International Symposium on Rapid System Prototyping Start: 9:30 am
End: 12:30 pm
Join Mentor Graphics Experts to learn more about the OVM. Start: 10:00 am
End: 3:00 pm
Increasing bus speeds, faster switching speeds, and clock speeds that continue to increase at 40% a year are all causes of high-speed design problems and, hence, cause of concern to you, the PCB desig | ||
06 / 5
End: 5:00 pm
Start: Jun 2 2008 - 9:00am
End: Jun 5 2008 - 5:00pm
The IEEE/IFIP International Symposium on Rapid System Prototyping Start: 8:30 am
End: 12:00 pm
Like many video processing applications, surveillance systems require innovative algorithms and high-performance hardware implementation. Start: 9:00 am
End: 1:30 pm
Modern FPGAs have seen tremendous advances in both performance and capacity. Start: 10:00 am
End: 3:00 pm
Increasing bus speeds, faster switching speeds, and clock speeds that continue to increase at 40% a year are all causes of high-speed design problems and, hence, cause of concern to you, the PCB desig | ||
06 / 6
Start: 7:00 am
This one-day short course provides practicing design engineers with an | ||
06 / 7
| ||
06 / 8
Start: 9:00 am
Start: Jun 8 2008 - 9:00am
End: Jun 13 2008 - 6:00pm
Because the future of technology is found at the Design Automation Conference! It’s also the | ||
FPGA Webcasts
Upcoming FPGA Events
- FPL 2008 - Heidelberg, Germany(Event or Conference)(2 days)
- FPGAworld'2008 - Lund(Event or Conference)(3 days)
- CDNLIVE! SILICON VALLEY - San Jose, CA (Event or Conference)(3 days)
- FPGAworld'2008 - Stockholm(Event or Conference)(5 days)
Forums | IP Catalog | Development Board | Vendor Directory | Products | FPGA Conference | Events | Polls | News | User Blogs | FPGA Jobs USA | FPGA Jobs Portal USA| FPGA Articles | PLD Types
