Planet FPGA - All FPGA blogs at one place
- Replacing obsolete video game circuits with Xilinx CPLDs
- JTAGTest now with "logic analyzer" functionality
- ViASIC's place-and-route technology used for Achronix' 1.5GHz FPGAs
- Device Native Verification Defined
- M45PE16 - 16 Mbit, low-voltage, Page-Erasable Serial Flash memory with byte alterability and a 50 MHz SPI bus interface
Featured Articles
Power Implications of Implementing Logic Using FPGA Embedded Memory Blocks
September 10, 2008 - 4:03pm — scottcOn-chip user memory has become a common resource on modern FPGAs. This memory comes in the form of configurable Embedded Memory Blocks (EMB). EMBs are very area efficient for implementing designs
Take A Poll
FPGA newsgroup
FPGA News
- Statscan reports September CPI, Thursday - ReportonBusiness.com
- Automotive : American Glass Products Roof Lightens and Darkens ... - SkyNewswire.com (press release)
- Statscan reports September CPI, Thursday - ReportonBusiness.com
- Mezzanine Card Utilizes FPGA-based Core - ECNmag.com
- Mezzanine Card Utilizes FPGA-based Core - ECNmag.com
Events
FPGA Webcasts
Upcoming FPGA Events
- VLSI-SoC 2008 - Greece(Event or Conference)(2 days)
- Europe Webinar Aldec® and Zuken®: Pin Synchronization for Smooth Integration of PCB and FPGA Development Environments(Event or Conference)(5 days)
- Aldec® and Zuken®: Pin Synchronization for Smooth Integration of PCB and FPGA Development Environments(Event or Conference)(5 days)
- Euro AVMS I-04 Start Using Assertions in your Next Design(Event or Conference)(12 days)
Copyright 2008 @ FPGA Central. All rights reserved.
