User login

What is OpenID?
Log in using OpenIDCancel OpenID login
Home › Events

Events - Filter:

Select event type to filter by
« January 06, 2008 - February 05, 2008 »
 
01 / 6
(event)
21st International Conference on VLSI Design & 7th International Conference on Embedded Systems - Hyderabad, India
(all day)
Start: Jan 4 2008 - 9:00am
End: Jan 8 2008 - 5:00pm

This joint-conference is a forum for researchers
and designers to present and discuss various
aspects of VLSI design, electronic design automation
01 / 7
(event)
21st International Conference on VLSI Design & 7th International Conference on Embedded Systems - Hyderabad, India
(all day)
Start: Jan 4 2008 - 9:00am
End: Jan 8 2008 - 5:00pm

This joint-conference is a forum for researchers
and designers to present and discuss various
aspects of VLSI design, electronic design automation
01 / 8
(event)
21st International Conference on VLSI Design & 7th International Conference on Embedded Systems - Hyderabad, India
End: 5:00 pm
Start: Jan 4 2008 - 9:00am
End: Jan 8 2008 - 5:00pm

This joint-conference is a forum for researchers
and designers to present and discuss various
aspects of VLSI design, electronic design automation

(event)
Bridging the Gap Between the FPGA and PCB Worlds using I/O Designer - Coquitlam, BC
Start: 9:00 am

As FPGA density and I/O pin counts continue to increase, it becomes
imperative for FPGA, System, and PCB designers to work together. Only
01 / 9
(event)
Bridging the Gap Between the FPGA and PCB Worlds using I/O Designer - Redmond, WA
Start: 9:00 am

As FPGA density and I/O pin counts continue to increase, it becomes
imperative for FPGA, System, and PCB designers to work together. Only
01 / 10
(event)
Bridging the Gap Between the FPGA and PCB Worlds using I/O Designer - Wilsonville, OR
Start: 9:00 am

As FPGA density and I/O pin counts continue to increase, it becomes
imperative for FPGA, System, and PCB designers to work together. Only
01 / 11
01 / 12
01 / 13
01 / 14
01 / 15
(event)
Lattice FPGAs with Verilog - San Jose, CA
Start: 9:00 am
Start: Jan 15 2008 - 9:00am
End: Jan 17 2008 - 5:00pm

The Verilog hardware description language plays a key role in design
flows for ASICs and FPGAs. It is increasingly important that people
01 / 16
(event)
Lattice FPGAs with Verilog - San Jose, CA
(all day)
Start: Jan 15 2008 - 9:00am
End: Jan 17 2008 - 5:00pm

The Verilog hardware description language plays a key role in design
flows for ASICs and FPGAs. It is increasingly important that people
01 / 17
(event)
Lattice FPGAs with Verilog - San Jose, CA
End: 5:00 pm
Start: Jan 15 2008 - 9:00am
End: Jan 17 2008 - 5:00pm

The Verilog hardware description language plays a key role in design
flows for ASICs and FPGAs. It is increasingly important that people
01 / 18
01 / 19
01 / 20
01 / 21
(event)
13th Asia and South Pacific Design Automation Conference(ASP-DAC2008) - Seoul, Korea
Start: 9:00 am
Start: Jan 21 2008 - 9:00am
End: Jan 24 2008 - 5:00pm

ASP-DAC 2008 is the thirteenth in a series of annual international?conferences on VLSI design automation.

(event)
Fundamentals of FPGA Design - Penang
Start: 9:30 am
End: 12:30 pm

This course is an introductive class of FPGA and CPLD fundamentals. It
essentially covers general PLD architecture, general PLD design flow,
01 / 22
(event)
13th Asia and South Pacific Design Automation Conference(ASP-DAC2008) - Seoul, Korea
(all day)
Start: Jan 21 2008 - 9:00am
End: Jan 24 2008 - 5:00pm

ASP-DAC 2008 is the thirteenth in a series of annual international?conferences on VLSI design automation.

(event)
Pentek's Real-Time & Embedded Computing Conference - Santa Clara, CA
Start: 8:30 am
End: 3:30 pm

The Real-Time & Embedded Computing Conference (RTECC) is a
single-day conference and exhibition showcase focused for people that

(event)
Fundamentals of FPGA Design - Beaverton, Oregon
Start: 9:00 am
End: 1:00 pm

This course covers ISE 9.2i features, such as the Architecture Wizard
and the Floorplan Editor. Other topics include design planning,
implementation options, and global timing constraints.
01 / 23
(event)
13th Asia and South Pacific Design Automation Conference(ASP-DAC2008) - Seoul, Korea
(all day)
Start: Jan 21 2008 - 9:00am
End: Jan 24 2008 - 5:00pm

ASP-DAC 2008 is the thirteenth in a series of annual international?conferences on VLSI design automation.

(event)
FPGA Workshop 2008 - Yverdon, Switzerland
Start: 9:00 am

This workshop will teach you best practices and new techniques that
will make it possible for you to design, verify and integrate FPGAs to
01 / 24
(event)
13th Asia and South Pacific Design Automation Conference(ASP-DAC2008) - Seoul, Korea
End: 5:00 pm
Start: Jan 21 2008 - 9:00am
End: Jan 24 2008 - 5:00pm

ASP-DAC 2008 is the thirteenth in a series of annual international?conferences on VLSI design automation.

(event)
EDSFair 2008 & 15th FPGA / PLD Design Conference - Pacifico Yokohama
Start: 10:00 am
Start: Jan 24 2008 - 10:00am
End: Jan 25 2008 - 6:00pm

EDSFair2008 and the "15th FPGA/PLD Design
Conference" is the only conference in Japan which designates FPGA/PLD
as theme. Here, the up-to-date information regarding FPGA/PLD,
01 / 25
(event)
EDSFair 2008 & 15th FPGA / PLD Design Conference - Pacifico Yokohama
End: 6:00 pm
Start: Jan 24 2008 - 10:00am
End: Jan 25 2008 - 6:00pm

EDSFair2008 and the "15th FPGA/PLD Design
Conference" is the only conference in Japan which designates FPGA/PLD
as theme. Here, the up-to-date information regarding FPGA/PLD,

(event)
Introduction to CPLD - Thailand
Start: 9:30 am
End: 12:30 pm

This course is an introductive class of FPGA and CPLD fundamentals. It
essentially covers general PLD architecture, general PLD design flow,
01 / 26
01 / 27
01 / 28
01 / 29
01 / 30
(event)
Conquering the "FPGA on Board" Mountain - Newbury, UK
Start: 9:00 am

The day will be launched with an opening address delivered jointly
by Altera and Mentor Graphics including an executive level discussion
01 / 31
(event)
SystemVerilog for FPGA Designers - San Jose, CA
Start: 9:00 am
End: 1:30 pm

Modern FPGAs have seen tremendous advances in both performance and capacity.
02 / 1
02 / 2
02 / 3
(event)
The International Solid-State Circuits Conference - San Francisco, CA
Start: 9:00 am
Start: Feb 3 2008 - 9:00am
End: Feb 7 2008 - 10:00am

The International Solid-State Circuits Conference is the foremost forum for presentation of advances in solid-state circuits and systems-on-a-chip.
02 / 4
(event)
The International Solid-State Circuits Conference - San Francisco, CA
(all day)
Start: Feb 3 2008 - 9:00am
End: Feb 7 2008 - 10:00am

The International Solid-State Circuits Conference is the foremost forum for presentation of advances in solid-state circuits and systems-on-a-chip.

(event)
DesignCon 2008 - Santa Clara, CA
Start: 9:00 am
Start: Feb 4 2008 - 9:00am
End: Feb 7 2008 - 6:00pm

DesignCon attracts engineering professionals from various levels and disciplines and represents many aspects of electronic design: applications engineering, architecture and systems design, ASIC desig
02 / 5
(event)
The International Solid-State Circuits Conference - San Francisco, CA
(all day)
Start: Feb 3 2008 - 9:00am
End: Feb 7 2008 - 10:00am

The International Solid-State Circuits Conference is the foremost forum for presentation of advances in solid-state circuits and systems-on-a-chip.

(event)
DesignCon 2008 - Santa Clara, CA
(all day)
Start: Feb 4 2008 - 9:00am
End: Feb 7 2008 - 6:00pm

DesignCon attracts engineering professionals from various levels and disciplines and represents many aspects of electronic design: applications engineering, architecture and systems design, ASIC desig
Add to iCalendar

Upcoming FPGA Events

Add to iCalendar
more
Syndicate content