World's Largest FPGA/CPLD Portal

Haris Akkool's blog

Ultra Low Power Design Techniques for FPGAs

Power consumption is one of the most significant concerns apart from design complexity in FPGA design today. The concept of achieving System-On-Chip (SoC) functionality in an FPGA cuts down the design complexity yet power consumption is quickly becoming the most critical issue for the design community.

Check out FPGA related videos

Xcell Journal Issue 83 Focuses on Xilinx's Zynq-7000 All Programmable SoCs and Vivado HLS for Smarter Embedded Vision Systems
MOS-AK/GSA Munich Workshop Press Note
Xilinx Receives Prestigious 2013 EE Times and EDN ACE Award for the Vivado Design Suite
Altera Announces Availability of Cyclone V SoC Development Kit
Xilinx Highlights Smarter Vision Solutions at the Embedded Vision Alliance Summit and DESIGN West 2013

FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal

Resources

Stay Updated

Products & Tools

Stay Informed

Community

Stay Connected

Learning Central

Get involved