The Avnet Spartan-6 LX16 Evaluation Kit is an excellent low-power reference platform.  The Xilinx Spartan-6 FPGA introduces significant enhancements in the low-power FPGA arena, with indu

Local Candidates Preferred. 2+ Yrs. of experience in designing tools for Automatic Chip Validation.

A new FPGA design tutorial is being written. It focuses primarily on Xilinx design flow, but the supplied information should be applicable for any FPGA architecture.

On-chip user memory has become a common resource on modern FPGAs.This memory comes in the form of configurable Embedded Memory Blocks (EMB).  EMBs are very area efficient for implementing designs that require storage; However, for logic-intensive designs that do not require storage, the chip area devoted to EMBs become wasted. This need not be the case if the EMBs are configured as Read-Only-Memories (ROMs) and used to implement logic. Recall that a ROM is essentially a large Look-Up-Table (LUT), and LUTs are the traditional resource used to implement logic on an FPGA.

Employers,

For a limited time FPGA Central is offering FREE Jobs posting at FPGA Jobs Central.

FPGA Central Jobs portal is a great way to reach all the FPGA Genius who visit the site. The jobs posted here are also visible across the web like LinkedIn, MySpace, OpenSemi Jobs and many more.  We currently display 5000+ FPGA & CPLD related jobs from around the web.

FPGA Central usually charges $39 for a posting, but for a Limited Time we will offer these for FREE. We want the employers to see how effective the medium could be.

To post the FREE job visit - http://jobs.fpgacentral.com then "Post a Job" or directly visit http://jobs.fpgacentral.com/a/jbb/post-job . When asked use the discount code "HIREFPGA" (All caps no quotes). Send us an email at "info at fpgacentral dot com" if you have queries.

Happy Hiring !!