FPGA Jobs Ireland

Syndicate content
Pipes Output
Updated: 3 years 41 weeks ago

RTL Design Engineer (FPGA, AIC, SOC, Verilog)

July 30, 2015 - 10:31am
RTL Design Engineer (FPGA, AIC, SOC, Verilog) RTL Design Engineer with FPGA, ASIC or SoC design experience needed for a 6 months contract in Shannon (Ireland) The role Implementation of complex design blocks using RTL coding techniques Micro-architectural specification of complex design blocks development Targeting RTL design blocks to FPGA architectures Working closely with other teams The skills FPGA, ASIC or SoC design experience RTL level Digital IC design using System Verilog or Verilog System Verilog for Verification, OVM/UVM, Perl, Shell Scripting, Altera/Xilinx FPGA Tool Suites Experience in CPRI, Ethernet, PCIe, LTE/3G CDI AndersElite Ltd operates as both an Employment Agency and Employment Business. Our non-discrimination policy can be viewed on our website at anderselite .com/non-discrimination-policy Location: Shannon, Clare
Categories: FPGA Jobs Ireland

Post-Doctoral Researcher in Software for Embedded Systems (Readvertisement)

July 30, 2015 - 12:45am
Limerick - . The overall objective of this project is to investigate the potential of multicore and FPGA hardware to safely and reliably support redundant...
Categories: FPGA Jobs Ireland

RTL Design Engineer (FPGA, AIC, SOC, Verilog)

July 29, 2015 - 7:40pm
CDI Anderselite Ltd - Shannon, Co Clare - RTL Design Engineer (FPGA, AIC, SOC, Verilog) RTL Design Engineer with FPGA, ASIC or SoC design experience needed for a 6 months contract... of complex design blocks development Targeting RTL design blocks to FPGA architectures Working closely with other teams The skills FPGA, ASIC...
Categories: FPGA Jobs Ireland

RTL Design Engineer (FPGA, AIC, SOC, Verilog)

July 29, 2015 - 7:05pm
Ireland - Job Description: RTL Design Engineer (FPGA, AIC, SOC, Verilog) RTL Design Engineer with FPGA, ASIC or SoC design experience needed for a 6 months contract in... design blocks development Targeting RTL design blocks to FPGA architectures Working closely with other teams The skills FPGA, ASIC or SoC...
Categories: FPGA Jobs Ireland

IOT/Wearable SoC Verification Engineer

July 29, 2015 - 6:19pm
Intel - Leixlip, Co Kildare - FPGA, ASIC or SOC designs with a track record of successful project delivery · Experience with constrained-random, coverage-driven...
Categories: FPGA Jobs Ireland

Post-Doctoral Researcher in Software for Embedded Systems (Readvertisement)

July 29, 2015 - 3:51pm
Limerick - redundant. The overall objective of this project is to investigate the potential of multicore and FPGA hardware to safely and reliably support...
Categories: FPGA Jobs Ireland

Senior Digital IC Design Engineer - ASIC, Dublin

July 29, 2015 - 3:10pm
Dublin - analysis) through DFT and physical implementation. Experience / knowledge in the following are ideally required: *System Verilog *FPGA synthesis... skills: Digital, ASIC, IC, SoC, FPGA, Design, RTL, Verilog, VHDL, Verification, SystemVerilog, Matlab, scripting, low power, mixed signal, Dublin...
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 29, 2015 - 12:47am
Damco Solutions - Co Clare - , place and route and timing closure) RTL design blocks to FPGA architectures. Using lab equipment to debug hardware functionality in the lab.... Interacting closely with other teams such as the Architecture, Software and Post-Silicon Validation. Experience: Hands on FPGA, ASIC and/or SoC...
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 28, 2015 - 11:42pm
Avance Consulting (Europe) Limited - Shannon, Co Clare - closure) RTL design blocks to FPGA architectures Using lab equipment to debug hardware functionality in the lab Interacting closely... with other teams such as the Architecture, Software and Post-Silicon Validation Experience: FPGA, ASIC and/or SoC design experience RTL level Digital...
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 28, 2015 - 11:18pm
Ireland - design blocks to FPGA architectures Using lab equipment to debug hardware functionality in the lab Interacting closely with other teams... such as the Architecture, Software and Post-Silicon Validation Experience: FPGA, ASIC and/or SoC design experience RTL level Digital IC design...
Categories: FPGA Jobs Ireland

Senior DFX Design Engineer - DFT - Ireland

July 28, 2015 - 10:18pm
IC Resources - Ireland - IC Resources - your first contact for ASIC/FPGA design, verification and layout jobs....
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 28, 2015 - 9:47pm
Ireland - /random tests and environments Targeting (synthesis, place and route and timing closure) RTL design blocks to FPGA architectures Using lab... Validation Experience: Extensive experience of FPGA, ASIC and/or SoC design experience RTL level Digital IC design using System Verilog...
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 28, 2015 - 9:40pm
Connectus - Shannon, Co Clare - /random tests and environments Targeting (synthesis, place and route and timing closure) RTL design blocks to FPGA architectures Using lab... Validation Experience: Extensive experience of FPGA, ASIC and/or SoC design experience RTL level Digital IC design using System Verilog...
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 28, 2015 - 7:07pm
We are currently hiring for RTL Design Engineer at Shannon, Ireland for one of our very reputed client. Job Title: RTL Design Engineer Location: Shannon, Ireland Job Type: Contract Job Description for RTL Design Engineer: Responsibilities: Developing the micro-architectural specification of complex design block(s) Logic implementation of complex design block(s) using RTL coding techniques Working with Pre-Silicon validation engineers to develop unit and cluster level directed/random tests and environments Targeting (synthesis, place and route and timing closure) RTL design blocks to FPGA architectures Using lab equipment to debug hardware functionality in the lab Interacting closely with other teams such as the Architecture, Software and Post-Silicon Validation Experience: FPGA, ASIC and/or SoC design experience RTL level Digital IC design using System Verilog and/or Verilog Proven track record of successful first time delivery of projects A self starter with the ability to assume leadership roles Ability to work well in a diverse team environment Experience with industry standard development tools and methodologies Skills: Experience with languages/tools such as System Verilog for verification, OVM/UVM, Perl, Shell Scripting, Altera/Xilinx FPGA Tool Suites Experience in some of the following technologies/protocols: CPRI, Ethernet, PCIe, LTE/3G About the Employer The employer is a multi billion dollar global IT Services company which specializes in providing IT services, outsourced research and development, infrastructure outsourcing, business process outsourcing (BPO) and business consulting services to many global Fortune clients across various verticals like financial services, retail, transportation, manufacturing, healthcare services, energy and utilities, technology, telecom and media. About US Avance Consulting Services is a global talent acquisition and executive search company. We work exclusively with some of the most reputed and admired clients across various sectors and geographies. This is a very urgent role. Apply NOW with your updated resume in Word format. All selected profiles will be contacted within 1 day of application receipt. Location: Shannon, Clare
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 28, 2015 - 7:07pm
RTL Design engineer with experience using languages/tools such as OVM/UVM, Perl, Shell Scripting, Altera/Xilinx is now required to join my client in Shannon Responsibilities: Developing the micro-architectural specification of complex design block(s) Logic implementation of complex design block(s) using RTL coding techniques Working with pre-Silicon validation engineers to develop unit and cluster level directed/random tests and environments Targeting (synthesis, place and route and timing closure) RTL design blocks to FPGA architectures Using lab equipment to debug hardware functionality in the lab Interacting closely with other teams such as the Architecture, Software and Post-Silicon Validation Experience: Extensive experience of FPGA, ASIC and/or SoC design experience RTL level Digital IC design using System Verilog and/or Verilog Proven track record of successful first time delivery of projects A self starter with the ability to assume leadership roles Ability to work well in a diverse team environment Experience with industry standard development tools and methodologies Skills: Experience with languages/tools such as System Verilog for Verification, OVM/UVM, Perl, Shell Scripting, Altera/Xilinx FPGA Tool Suites Experience in some of the following technologies/protocols: CPRI, Ethernet, PCIe, LTE/3G Experience with a Semiconductor manufacturing company would be beneficial To apply for this position, candidates must be eligible to live and work in the EU Connectus Technology Limited is acting as an Employment Agency in relation to this vacancy. Location: Shannon, Clare
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 28, 2015 - 6:45pm
Co Clare - and timing closure) RTL design blocks to FPGA architectures. Using lab equipment to debug hardware functionality in the lab. Interacting closely... with other teams such as the Architecture, Software and Post-Silicon Validation. Experience: Hands on FPGA, ASIC and/or SoC design experience. RTL...
Categories: FPGA Jobs Ireland

Senior Electronic Engineer Software Placements Dublin, Ireland

July 28, 2015 - 4:36pm
Dublin - design, verification and simulation. Experience designing FPGA based systems. To learn more about this position or if you have any questions...
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 27, 2015 - 11:45pm
RTL Design engineer with experience using languages/tools such as OVM/UVM, Perl, Shell scripting, Altera/Xilinx is now required to join my client in Shannon

Responsibilities:
Developing the micro-architectural specification of complex design block(s)
Logic implementation of complex design block(s) using RTL coding techniques
Working with pre-Silicon validation engineers to develop unit and cluster level directed/random tests and environments
Targeting (synthesis, place and route and timing closure) RTL design blocks to FPGA architectures
Using lab equipment to debug hardware functionality in the lab
Interacting closely with other teams such as the Architecture, Software and Post-Silicon Validation

Experience:

Extensive experience of FPGA, ASIC and/or SoC design experience
RTL level Digital IC design using System Verilog and/or Verilog
Proven track record of successful first time delivery of projects
A self starter with the ability to assume leadership roles
Ability to work well in a diverse team environment
Experience with industry standard development tools and methodologies

Skills:
Experience with languages/tools such as System Verilog for Verification, OVM/UVM, Perl, Shell scripting, Altera/Xilinx FPGA Tool Suites
Experience in some of the following technologies/protocols: CPRI, Ethernet, PCIe, LTE/3G
Experience with a Semiconductor manufacturing company would be beneficial

To apply for this position, candidates must be eligible to live and work in the EU

Connectus Technology Limited is acting as an Employment Agency in relation to this vacancy A£23.67/hour Location: Shannon
Categories: FPGA Jobs Ireland

RTL Design Engineer

July 27, 2015 - 6:59pm
Job Title: RTL Design Engineer Job Location: County Clare, Ireland Job Type: Contract Job Description: Responsibilities: Developing the micro-architectural specification of complex design block(s). Logic implementation of complex design block(s) using RTL coding techniques. Working with pre-Silicon validation engineers to develop unit and cluster level directed/random tests and environments. Targeting (synthesis, place and route and timing closure) RTL design blocks to FPGA architectures. Using lab equipment to debug hardware functionality in the lab. Interacting closely with other teams such as the Architecture, Software and Post-Silicon Validation. Experience: Hands on FPGA, ASIC and/or SoC design experience. RTL level Digital IC design using System Verilog and/or Verilog. Proven track record of successful first time delivery of projects. A self-starter with the ability to assume leadership roles. Ability to work well in a diverse team environment. Experience with industry standard development tools and methodologies. Skills: Experience with languages/tools such as System Verilog for Verification, OVM/UVM and Perl, Shell Scripting, Altera/Xilinx FPGA Tool Suites. Experience in some of the following technologies/protocols: CPRI, Ethernet, PCIe, LTE/3G Location: Clare, Clare
Categories: FPGA Jobs Ireland

Senior Mixed Signal Verification Engineer - Cork, Ireland

July 27, 2015 - 3:03pm
Cork - , mentor graphics, Synopsys, Xilinx, Altera, Microsemi, Lattice, FPGA, RTL, Design, OVM, VMM, UVM, SystemVerilog, VHDL, Verilog, testbench...
Categories: FPGA Jobs Ireland

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook